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W. C. Schneider
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SUMMARY
The goal of this research program is the development of a beam-
leaded low-power, high-performance metal-oxide-semiconductor (MOS),
256-bit random access memory (RAM). Previous success with the alumi-
num-gate current-sense version and a silicon-gate voltage sense ver-
sion led to the present effort to make a beam-leaded silicon-gate RAM.
Some problems unique to the silicon-on-sapphire beam-lead process
development are presented. Beam-leaded SOS TA5388 devices using a
Si3N4 passivation layer were shown to have good electrical parameters.
Ten mechanical samples of the beam-leaded 256-bit RAM (TA6567) bonded
on ceramic substrates were delivered to NASA, Huntsville, Alabama.
I. INTRODUCTION
RCA has been a pioneer in the research and development of silicon-
on-sapphire (SOS) technology. The many facets of this program include
materials and basic device research, computer-aided circuit design,
mask-making techniques, and advanced CMOS array design using large-
scale integration (LSI).
Support has previously been made available to develop an aluminum-
gate current-sense version and a silicon-gate voltage-sense version of
the low-power, high-performante CMOS/SOS 256-bit random access memory
(RAM). Success with both types of the RAM resulted in the present
phase of this project to develop a low-power, high-performance metal-
oxide-semiconductor (MOS), 256-bit RAM with beam leads. The develop-
ment of the beam-leaded SOS technology has combined the standard SOS
process with a modified microbridge beam-lead process.. The mechanical
feasibility of this technology has been demonstrated using as the test
vehicle a dual complementary pair plus inverter (TA5388). This
circuit was fabricated on SOS and metallized using the beam-lead base
metal and gold beam technology; it was then laser-scribed, separated,
and bonded to a standard 14-lead ceramic DIP. Stable TA5388 devices
have been made using a Si3N4 passivation layer. Subsequent efforts
have been to improve the beam-lead processing and to establish the
electrical base line data for the beam-lead CMOS/SOS devices using the
TA5388 circuit.
The 256-bit beam-leaded RAM circuit (TA6567) was processed, and
ten mechanical samples assembled on ceramic substrates were delivered
to NASA, Huntsville, Alabama.
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II. BEAM-LEAD SOS PROCESS DEVELOPMENT
The beam-lead SOS process development is mainly concentrated on
the Si3N4 passivation layer, gold pillar and beam formation, and sub-
sequent chip separation and bonding to a ceramic substrate. The
Ti/Pd/Au base metal process is satisfactory from both an electrical
viewpoint and a mechanical viewpoint.* The development areas are
discussed below.
A. Si3N4 Passivation Layer
The present procedure requires the Si3N4 layer to be deposited by
CVD in the AMT800 reactor just prior to the opening of contacts and
the base metal step. The contacts are first opened in the Si3N4 layer
and then through the Si02 layer by chemical etching. The first goal
is to determine the optimum thickness for electrical passivation that
is consistent with the standard processing techniques.
An experiment on BL/SOS** TA5388 circuits with three different
Si3N4 passivation layer thicknesses (500 A, 1200 X, and 2000 A) was
completed; mechanically good beams were obtained. The initial hand-
probed.electrical test data indicate good passivation for all thick-
nesses of Si3N4. No threshold voltage shift was observed after gold
beam formation, as was previously reported (ref. 1). Additional eval-
uation and electrical testing are being done on the wafers.
B. Gold Pillar and Beam Formation
One of the more critical parts of the BL/SOS process is the for-
mation of the second level of gold metallization, i.e., the pillar and
beam formation. The processing sequence was described in detail in
Quarterly Technical Report No. 12 (ref. 2).
Figure 1 is a scanning electron micrograph (SEM) photograph of
three beams and the base metal on the corner of a BL/SOS chip. The
*The base metal process gives good ohmic contacts between the silicon
and the base metal. Also, it passes the "scotch tape" adhesion test;
i.e., scotch tape is smoothed out over the base metal on a wafer and
then pulled off rapidly without removing the base metal. This quali-
tative test is an indicator of good base-metal-to-substrate adhesion.
**BL/SOS - beam-lead silicon on sapphire.
3
Figure 1. SEM of gold beams and base metal on corner
of BL/SOS chip.
SOS wafer was laser-scribed and broken by mechanical roller breaking.
The photomicrograph is shown for orientation purposes in this dis-
cussion. Notice the large grain size of the electroplated gold,
especially around the pillar or anchor pad. This condition can be
minimized by controlling the PH and the percentage of gold in the
electroplating bath. Figure 2 shows a scanning electron microscope
(SEM) photograph of a beam and pillar formed in a well-controlled
gold-plating bath. Here the grain size of the gold at the top of the
beam is smaller than that of the beams in the previous case. In both
cases, the gold at the bottom of the beam was well defined by the
photoresist and then rounded off as the beam thickness approached and
then exceeded the thickness of the photoresist. This variation in
beam cross section has not presented any problem in subsequent pro-
cessing.
The subsequent series of SEM photographs (Figs. 3 through 5) show
the build-up of the gold pillar and beam. Figure 3 shows the via open-
ing defined in the photoresist after etching the copper to expose the
base metal and after plating the gold pillar. Figure 4 is the same
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Figure 2. SEM profile of gold beam on BL/SOS chip.
Figure 3. SEM via opening in photoresist after etching the
copper and plating the gold pillar.
Figure 4. SEM of same area as in Fig. 3 with photoresist removed.
Figure 5. SEM of same area as in Fig. 3 with completed
gold beam lead.
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area with the photoresist removed to expose the copper layer that
replicates the area surrounding the via. The contact pad and base
metal, and a rectangular contact opening to the protective diode array
are clearly outlined. Note the nonuniform plating of gold around the
edge of the via opening that causes the beam gold to plate thicker
around the edge of the pillar opening. This effect is observed on
most of the beam leads made by this process on SOS and does not cause
a problem in subsequent processing.
C. Chip Separation and Bonding
The laser scribing and breaking of beam-leaded SOS wafers as
described in a previous report (ref. 3) is a fairly standard tech-
nique. Additional improvements will be to increase the throughput
and the scribing alignment accuracy.
The feasibility of separating the chips using a wafer expander
was demonstrated but not optimized. Figure 6 is a photomicrograph
of the BL/SOS TA5388 circuit on the wafer before scribing. Note the
interdigitated beams and the length of the beam overhanging the
adjacent chip. Figure 7 is the same circuit (the magnification
differs from that in Fig. 6 but only the relative spacing is impor-
tant for this discussion) after scribing, breaking, and expanding.
Figure 6. Photomicrograph of BL/SOS TA5388 circuit on
the wafer before scribing.
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Figure 7. Photomicrograph of BL/SOS TA5388 circuit after scribing,
breaking, and expanding.
With the proper expansion, the beams are no longer interdigitated and
a chip can be easily removed without bending the beams.
The assembly of beam-leaded SOS chips on the ceramic substrate is
done by "wobble-bonding." Both the BL/SOS TA5388 dual complementary
pair plus inverter circuit (53 mils x 53 mils, 14 beams) and the BL/SOS
TA6567 256-bit RAM circuit (135 mils x 145 mils, 28 beams) have been
wobble-bonded on ceramic substrates. Further discussion of the TA6567
is given in Section III.
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III. BEAM-LEADED 256-BIT RAM TA6567
The description of the beam-leaded silicon-gate 256-word by 1-bit
static SOS CMOS RAM designated as TA6567 was given in previous quarter-
ly reports (refs. 1 and 2). In this quarter, the TA6567 beam-leaded
chip has been successfully fabricated and assembled as a mechanical
sample on a ceramic substrate. Figure 8 is a photomicrograph of the
TA6567 chip beam-leaded to a 24-pin DIP ceramic substrate. The actual
circuit outline is visible through the transparent sapphire substrate.
Ten mechanical samples of this type were delivered to the Contract
Monitor this quarter to satisfy one part of the deliverable items
listed under Contract No. NAS12-2207.
Figure 8. Photomicrograph of BL/SOS TA6567 256-bit RAM dhip
bonded onto a ceramic substrate.
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IV. PERSONNEL AND EXPENDITURES
During the quarter reported herein the following personnel con-
tributed to the contract:
W. C. Schneider Project Scientist
R. J. Hollingsworth
Total expenditures through June 30, 1974 have been $202,280 in-
cluding profit. Problem areas that may create an overrun: none at
this time.
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V. NEW TECHNOLOGY APPENDIX
It was concluded from the review of the work that there were no
reportable items of New Technology under the contract during the period
covered by this report.
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